주메뉴 바로가기 본문 바로가기

POPUP ZONE

KAIST PIM반도체설계연구센터 이론 교육
회원 개인정보 추가 작성 요청
KAIST AI-PIM PIM반도체연구센터

IP 검색

CML-to-CMOS

The CML2CMOS is a compact converter IP that translates differential current-mode logic (CML) clock signals into full-swing CMOS levels. Fabricated in a 28 nm CMOS process, it supports output clock frequencies up to 1.87 GHz while consuming less than 0.5 mW.
The IP receives differential CML inputs and converts them into CMOS logic outputs using a two-stage architecture. Each stage consists of a current-steering differential pair that performs differential-to-single-ended conversion and is followed by a CMOS inverter buffer. The same structure is duplicated across phases to produce four-phase outputs: ICLK, IBCLK, QCLK, and QBCLK. This ensures matched delay paths and balanced timing across all phases.
The converter supports basic bias-based configurability through an external analog control voltage, “VB”, that sets the tail current of the differential pair. This mechanism allows limited tuning of delay and power characteristics to adapt to different operating conditions.
Designed for robustness and compactness, the CML2CMOS block is suitable for clock signal reception and level translation in differential clock distribution paths such as memory interfaces, SerDes, and other high-speed clocking architectures.

Feature
· • CML2CMOS: Current-mode-logic (CML) to CMOS-level conversion
· • Low-swing differential CML input to full-swing CMOS output
· • CMOS-compatible rail-to-rail outputs
· • Designed in 28 nm CMOS Process
· • Supports quadrature-phase outputs with differential format: ICLK, QCLK, IBCLK, QBCLK
· • Two-stage differential signaling
· • Input support: single-ended swing ≥ 40 mV (typ. 300 mV)
· • Supply voltage range: 0.9 V to 1.02 V
· • Typical bandwidth: 1.6 GHz (Max. 1.87 GHz)
· • Tunability via external analog bias (VB)
· • Power consumption: 89.4 µW @ 1.0 V, 1.6 GHz, 300 mVpp input swing
· • Input common mode range: 0.25V to 0.65V
· • Operating temperature range: -40 - 125 ℃
· • 0.004mm2 Core Area
Application
· • CML-to-CMOS level conversion for clock distribution networks
· • CML clock reception and CMOS regene
Business Area
Wireline Communication
Category

Memory & Logic Library > I/O Library


Tech Specs
  • IP Name :

    CML-to-CMOS

  • Provider :

    SeongHwan Cho

  • Foundry :

    SAMSUNG

  • Technology :

    28nm

Deliverables
· Schematic netlist & testbench
Validation Status
· Simulation-proven
Availability
Samsung 28nm Only
Benefits
·
List